Raspberry Pi 5

board
Raspberry Pi Datasheet ↗

Powered by the 16 nm Broadcom BCM2712 quad-core 2.4 GHz Arm Cortex-A76 SoC (1–16 GB LPDDR4X-4267) and VideoCore VII GPU, the Raspberry Pi 5 offloads all low-speed and USB/Ethernet I/O over a PCIe Gen 2 x4 link to Raspberry Pi's custom RP1 southbridge. On the 40-pin J8 HAT+ header, RP1 exposes 28 3.3V GPIOs supporting 5× SPI masters (plus 1× SPI target), 5× full PL011 UARTs, 4× I2C buses, 4-channel PWM, dual multi-lane I2S, and a 4-state-machine Programmable I/O (PIO) block. Board-edge upgrades add a PCIe 2.0/3.0 x1 FPC, power button, dedicated 3-pin JST-SH debug UART, 4-pin PWM fan header, RTC battery header, and dual 4-lane MIPI CSI/DSI transceivers, while reverting RJ45 Ethernet and USB port positions to the Pi 3B+ order. All GPIOs are strictly 3.3V-only (never 5V tolerant).

Boards / Modules: Raspberry Pi Compute Module 5 Also known as: Raspberry Pi 5 Model B RPi 5 RPi 5B
PCIe x1 FPC PWR CYW43455 BCM2712 CORTEX-A76 DA9091 RP1 I/O CTRL 2x MIPI USB-C 5A uHDMI0 UART uHDMI1 POE+ GbE ETH FAN USB 2.0 Width compressed (not to scale) — click to show full true-scale width PCIe x1 FPC PWR FAN CYW43455 BCM2712 CORTEX-A76 DA9091 RP1 I/O CTRL 2x MIPI USB-C 5A uHDMI0 UART uHDMI1 POE+ GbE ETH 2x USB 3.0 USB 2.0 2 5V ! 5V_RAIL 5V_RAIL 4 5V 5V_RAIL 5V_RAIL 6 GND GND GND 8 GPIO14 ! UART0_TX PWM UART I2C SPI System PIO +7 GPIO14 UART0_TX PWM0_2 UART4_CTS I2C3_SDA SPI5_MOSI DPI_D10 PIO0 10 GPIO15 ! UART0_RX PWM UART I2C SPI System PIO +7 GPIO15 UART0_RX PWM0_3 UART4_RTS I2C3_SCL SPI5_SCLK DPI_D11 PIO0 12 GPIO18 PWM0_2 System SPI Clock PIO +7 GPIO18 PWM0_2 I2S0_SCLK I2S1_SCLK SPI1_CE0_N GPCLK1 DPI_D14 PIO0 14 GND GND GND 16 GPIO23 I2C3_SCL System PIO +6 GPIO23 I2C3_SCL SDIO0_CMD I2S0_SDO1 I2S1_SDO1 DPI_D19 PIO0 18 GPIO24 SPI2_CE1_N System PIO +6 GPIO24 SPI2_CE1_N SDIO0_DAT0 I2S0_SDI2 I2S1_SDI2 DPI_D20 PIO0 20 GND GND GND 22 GPIO25 SPI3_CE1_N System PIO +7 GPIO25 SPI3_CE1_N SDIO0_DAT1 AUDIO_IN_CLK I2S0_SDO2 I2S1_SDO2 DPI_D21 PIO0 24 GPIO8 SPI0_CE0_N UART I2C SPI System PIO +6 GPIO8 SPI0_CE0_N UART3_TX I2C0_SDA SPI4_CS0_N DPI_D4 PIO0 26 GPIO7 SPI0_CE1_N UART I2C SPI System PIO +6 GPIO7 SPI0_CE1_N UART2_RTS I2C3_SCL SPI3_SCLK DPI_D3 PIO0 28 ID_SC ! GPIO1 I2C0_SCL UART SPI System PIO +5 GPIO1 I2C0_SCL UART1_RX SPI2_MISO SPI0_SIO2 DPI_DE PIO0 30 GND GND GND 32 GPIO12 PWM0_0 UART I2C SPI System PIO +7 GPIO12 PWM0_0 UART4_TX I2C2_SDA SPI5_CE0_N AUDIO_OUT_L DPI_D8 PIO0 34 GND GND GND 36 GPIO16 SPI1_CE2_N UART System PIO +5 GPIO16 SPI1_CE2_N UART0_CTS MIPI0_DSI_TE DPI_D12 PIO0 38 GPIO20 SPI1_MOSI System Clock PIO +6 GPIO20 SPI1_MOSI I2S0_SDI0 I2S1_SDI0 GPCLK0 DPI_D16 PIO0 40 GPIO21 SPI1_SCLK System Clock PIO +6 GPIO21 SPI1_SCLK I2S0_SDO0 I2S1_SDO0 GPCLK1 DPI_D17 PIO0 1 3V3 ! 3V3_OUT 3V3_OUT 3 GPIO2 ! I2C1_SDA UART SPI System PIO +6 GPIO2 I2C1_SDA UART1_CTS SPI2_MOSI SPI0_CE3_N DPI_VSYNC PIO0 5 GPIO3 ! I2C1_SCL UART SPI System PIO +6 GPIO3 I2C1_SCL UART1_RTS SPI2_SCLK SPI0_CE2_N DPI_HSYNC PIO0 7 GPIO4 GPCLK0 UART I2C SPI System PIO +6 GPIO4 GPCLK0 UART2_TX I2C2_SDA SPI3_CE0_N DPI_D0 PIO0 9 GND GND GND 11 GPIO17 SPI1_CE1_N UART System PIO +5 GPIO17 SPI1_CE1_N UART0_RTS MIPI1_DSI_TE DPI_D13 PIO0 13 GPIO27 SPI1_CE1_N System PIO +7 GPIO27 SPI1_CE1_N SDIO0_DAT3 AUDIO_IN_DAT1 I2S0_SDO3 I2S1_SDO3 DPI_D23 PIO0 15 GPIO22 I2C3_SDA System PIO +6 GPIO22 I2C3_SDA SDIO0_CLK I2S0_SDI1 I2S1_SDI1 DPI_D18 PIO0 17 3V3 3V3_OUT 3V3_OUT 19 GPIO10 SPI0_MOSI UART I2C SPI System PIO +6 GPIO10 SPI0_MOSI UART3_CTS I2C1_SDA SPI4_SIO1 DPI_D6 PIO0 21 GPIO9 SPI0_MISO UART I2C SPI System PIO +6 GPIO9 SPI0_MISO UART3_RX I2C0_SCL SPI4_SIO0 DPI_D5 PIO0 23 GPIO11 SPI0_SCLK UART I2C SPI System PIO +6 GPIO11 SPI0_SCLK UART3_RTS I2C1_SCL SPI4_SCLK DPI_D7 PIO0 25 GND GND GND 27 ID_SD ! GPIO0 I2C0_SDA UART SPI System PIO +5 GPIO0 I2C0_SDA UART1_TX SPI2_CE0_N SPI0_SIO3 DPI_PCLK PIO0 29 GPIO5 GPCLK1 UART I2C SPI System PIO +6 GPIO5 GPCLK1 UART2_RX I2C2_SCL SPI3_MISO DPI_D1 PIO0 31 GPIO6 GPCLK2 UART I2C SPI System PIO +6 GPIO6 GPCLK2 UART2_CTS I2C3_SDA SPI3_MOSI DPI_D2 PIO0 33 GPIO13 PWM0_1 UART I2C SPI System PIO +7 GPIO13 PWM0_1 UART4_RX I2C2_SCL SPI5_MISO AUDIO_OUT_R DPI_D9 PIO0 35 GPIO19 SPI1_MISO PWM System Clock PIO +7 GPIO19 SPI1_MISO PWM0_3 I2S0_WS I2S1_WS GPCLK2 DPI_D15 PIO0 37 GPIO26 SPI5_CE1_N System PIO +7 GPIO26 SPI5_CE1_N SDIO0_DAT2 AUDIO_IN_DAT0 I2S0_SDI3 I2S1_SDI3 DPI_D22 PIO0 39 GND GND GND

Onboard Peripherals & Internal Signals

UART_DEBUG_JST Debug
Dedicated 3-pin 1.0 mm JST-SH boot UART & SWD debug connector (between uHDMI ports)

Exposes dedicated BCM2712 debug serial console (RX, GND, TX) independent of J8 GPIO14/15.

FAN_PWM_JST PWM
4-pin 1.0 mm JST-SH Active Cooler connector (5V, GND, PWM, Tachometer)

Temperature-controlled PWM fan header situated between the 40-pin J8 header and USB 2.0 stack.

PCIE_X1_FPC System
16-pin 0.5 mm FPC exposing PCIe Gen 2 (Gen 3 capable) x1 lane for M.2 NVMe HAT+ boards
MIPI0_MIPI1_FPC System
Dual 22-pin 0.5 mm 4-lane bidirectional MIPI CSI-2 camera / DSI display transceivers
RTC_BAT_JST Power
2-pin JST-SH backup battery header for DA9091 PMIC real-time clock with trickle charge
PWR_BUTTON System
Edge-mounted momentary power button routed to DA9091 PMIC for ACPI-style shutdown/wake
POE_HEADER_J14 Power
Relocated 4-pin PoE+ header adjacent to RJ45 jack (not mechanically compatible with Pi 4 PoE HAT)

Pin Assignment Planner

Add the peripherals you need and plan the pin assignments

Full Pin Reference (40 Pins)

Pin # Label Type Functions Warnings & Notes
1 3V3 power 3V3_OUT
[CAUTION] Regulated 3.3V rail from DA9091 PMIC — GPIOs are strictly NOT 5V tolerant
RP1 GPIO pads operate strictly at 3.3V CMOS levels (fail-safe up to 3.63V when unpowered, never 5V tolerant). Keep external 3.3V draw conservative.
2 5V power 5V_RAIL
[DANGER] Direct 5V USB-C PD rail — NEVER wire to 3.3V GPIO pins without level shifting
Connected directly to the 5V input bus (supports 5V/5A USB-PD negotiation).
3 GPIO2 digital GPIO2 I2C1_SDA UART1_CTS SPI2_MOSI SPI0_CE3_N DPI_VSYNC PIO0
[CAUTION] Fixed 1.8 kOhm onboard pull-up resistor to 3.3V
Hardwired 1.8 kOhm physical pull-up to the 3.3V rail for I2C1; cannot be disabled in software.
RP1 Bank 0 GPIO2 (reset default: pull-up HIGH; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
4 5V power 5V_RAIL
5 GPIO3 digital GPIO3 I2C1_SCL UART1_RTS SPI2_SCLK SPI0_CE2_N DPI_HSYNC PIO0
[CAUTION] Fixed 1.8 kOhm onboard pull-up resistor to 3.3V
Hardwired 1.8 kOhm physical pull-up to the 3.3V rail for I2C1; cannot be disabled in software.
RP1 Bank 0 GPIO3 (reset default: pull-up HIGH; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
6 GND ground GND
7 GPIO4 digital GPIO4 GPCLK0 UART2_TX I2C2_SDA SPI3_CE0_N DPI_D0 PIO0
RP1 Bank 0 GPIO4 (reset default: pull-up HIGH; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
8 GPIO14 digital GPIO14 UART0_TX PWM0_2 UART4_CTS I2C3_SDA SPI5_MOSI DPI_D10 PIO0
[INFO] Full RP1 PL011 UART0_TX (free for HATs; boot console uses dedicated 3-pin JST-SH UART)
Unlike Pi 3/4, Pi 5 provides a dedicated 3-pin JST-SH debug UART between the Micro-HDMI ports and a dedicated Bluetooth UART, leaving full PL011 UART0 on GPIO14/15 unencumbered.
RP1 Bank 0 GPIO14 (reset default: pull-down LOW; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
9 GND ground GND
10 GPIO15 digital GPIO15 UART0_RX PWM0_3 UART4_RTS I2C3_SCL SPI5_SCLK DPI_D11 PIO0
[INFO] Full RP1 PL011 UART0_RX (free for HATs; boot console uses dedicated 3-pin JST-SH UART)
Unlike Pi 3/4, Pi 5 provides a dedicated 3-pin JST-SH debug UART between the Micro-HDMI ports and a dedicated Bluetooth UART, leaving full PL011 UART0 on GPIO14/15 unencumbered.
RP1 Bank 0 GPIO15 (reset default: pull-down LOW; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
11 GPIO17 digital GPIO17 SPI1_CE1_N UART0_RTS MIPI1_DSI_TE DPI_D13 PIO0
RP1 Bank 0 GPIO17 (reset default: pull-down LOW; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
12 GPIO18 digital GPIO18 PWM0_2 I2S0_SCLK I2S1_SCLK SPI1_CE0_N GPCLK1 DPI_D14 PIO0
RP1 Bank 0 GPIO18 (reset default: pull-down LOW; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
13 GPIO27 digital GPIO27 SPI1_CE1_N SDIO0_DAT3 AUDIO_IN_DAT1 I2S0_SDO3 I2S1_SDO3 DPI_D23 PIO0
RP1 Bank 0 GPIO27 (reset default: pull-down LOW; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
14 GND ground GND
15 GPIO22 digital GPIO22 I2C3_SDA SDIO0_CLK I2S0_SDI1 I2S1_SDI1 DPI_D18 PIO0
RP1 Bank 0 GPIO22 (reset default: pull-down LOW; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
16 GPIO23 digital GPIO23 I2C3_SCL SDIO0_CMD I2S0_SDO1 I2S1_SDO1 DPI_D19 PIO0
RP1 Bank 0 GPIO23 (reset default: pull-down LOW; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
17 3V3 power 3V3_OUT
18 GPIO24 digital GPIO24 SPI2_CE1_N SDIO0_DAT0 I2S0_SDI2 I2S1_SDI2 DPI_D20 PIO0
RP1 Bank 0 GPIO24 (reset default: pull-down LOW; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
19 GPIO10 digital GPIO10 SPI0_MOSI UART3_CTS I2C1_SDA SPI4_SIO1 DPI_D6 PIO0
RP1 Bank 0 GPIO10 (reset default: pull-down LOW; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
20 GND ground GND
21 GPIO9 digital GPIO9 SPI0_MISO UART3_RX I2C0_SCL SPI4_SIO0 DPI_D5 PIO0
RP1 Bank 0 GPIO9 (reset default: pull-down LOW; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
22 GPIO25 digital GPIO25 SPI3_CE1_N SDIO0_DAT1 AUDIO_IN_CLK I2S0_SDO2 I2S1_SDO2 DPI_D21 PIO0
RP1 Bank 0 GPIO25 (reset default: pull-down LOW; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
23 GPIO11 digital GPIO11 SPI0_SCLK UART3_RTS I2C1_SCL SPI4_SCLK DPI_D7 PIO0
RP1 Bank 0 GPIO11 (reset default: pull-down LOW; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
24 GPIO8 digital GPIO8 SPI0_CE0_N UART3_TX I2C0_SDA SPI4_CS0_N DPI_D4 PIO0
RP1 Bank 0 GPIO8 (reset default: pull-up HIGH; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
25 GND ground GND
26 GPIO7 digital GPIO7 SPI0_CE1_N UART2_RTS I2C3_SCL SPI3_SCLK DPI_D3 PIO0
RP1 Bank 0 GPIO7 (reset default: pull-up HIGH; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
27 ID_SD GPIO0 digital GPIO0 I2C0_SDA UART1_TX SPI2_CE0_N SPI0_SIO3 DPI_PCLK PIO0
[CAUTION] Reserved by default for HAT / HAT+ ID EEPROM probe (I2C0) at boot
Firmware probes I2C0 on Pins 27/28 at boot for a 3.3V HAT/HAT+ ID EEPROM at 0x50. Set force_eeprom_read=0 in config.txt if repurposing as GPIO or alternate mux.
RP1 Bank 0 GPIO0 (reset default: pull-up HIGH; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
28 ID_SC GPIO1 digital GPIO1 I2C0_SCL UART1_RX SPI2_MISO SPI0_SIO2 DPI_DE PIO0
[CAUTION] Reserved by default for HAT / HAT+ ID EEPROM probe (I2C0) at boot
Firmware probes I2C0 on Pins 27/28 at boot for a 3.3V HAT/HAT+ ID EEPROM at 0x50. Set force_eeprom_read=0 in config.txt if repurposing as GPIO or alternate mux.
RP1 Bank 0 GPIO1 (reset default: pull-up HIGH; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
29 GPIO5 digital GPIO5 GPCLK1 UART2_RX I2C2_SCL SPI3_MISO DPI_D1 PIO0
RP1 Bank 0 GPIO5 (reset default: pull-up HIGH; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
30 GND ground GND
31 GPIO6 digital GPIO6 GPCLK2 UART2_CTS I2C3_SDA SPI3_MOSI DPI_D2 PIO0
RP1 Bank 0 GPIO6 (reset default: pull-up HIGH; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
32 GPIO12 digital GPIO12 PWM0_0 UART4_TX I2C2_SDA SPI5_CE0_N AUDIO_OUT_L DPI_D8 PIO0
RP1 Bank 0 GPIO12 (reset default: pull-down LOW; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
33 GPIO13 digital GPIO13 PWM0_1 UART4_RX I2C2_SCL SPI5_MISO AUDIO_OUT_R DPI_D9 PIO0
RP1 Bank 0 GPIO13 (reset default: pull-down LOW; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
34 GND ground GND
35 GPIO19 digital GPIO19 SPI1_MISO PWM0_3 I2S0_WS I2S1_WS GPCLK2 DPI_D15 PIO0
RP1 Bank 0 GPIO19 (reset default: pull-down LOW; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
36 GPIO16 digital GPIO16 SPI1_CE2_N UART0_CTS MIPI0_DSI_TE DPI_D12 PIO0
RP1 Bank 0 GPIO16 (reset default: pull-down LOW; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
37 GPIO26 digital GPIO26 SPI5_CE1_N SDIO0_DAT2 AUDIO_IN_DAT0 I2S0_SDI3 I2S1_SDI3 DPI_D22 PIO0
RP1 Bank 0 GPIO26 (reset default: pull-down LOW; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
38 GPIO20 digital GPIO20 SPI1_MOSI I2S0_SDI0 I2S1_SDI0 GPCLK0 DPI_D16 PIO0
RP1 Bank 0 GPIO20 (reset default: pull-down LOW; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).
39 GND ground GND
40 GPIO21 digital GPIO21 SPI1_SCLK I2S0_SDO0 I2S1_SDO0 GPCLK1 DPI_D17 PIO0
RP1 Bank 0 GPIO21 (reset default: pull-down LOW; 3.3V/1.8V fail-safe up to 3.63V, NOT 5V tolerant).